Abstract-A front-end board (FEB) configuration test board is developed for examining the configuration interfaces of various application-specific integrated circuits (ASICs) developed for the ATLAS New Small Wheel project. In this paper, we present the development of a FEB configuration test board, and some functions are developed in terms of configurations of the key chips on the FEB-VMM3 and trigger data serializer (TDS2) using gigabit transceiver-slow control adapter (GBT-SCA). Additionally, the protocols provided by GBT-SCA and the front-end board ASICs are used to verify the whole data link. The board provides technical reference for prototyping the FEB key chip configuration and data readout, as well as the final system configuration.
I. INTRODUCTION
T HE Level-1 trigger system of the ATLAS [1] experiment conducted at CERN is a key component for selecting physics-motivated events out of millions of collisions which occur every second. It is a hardware-based system operated in a synchronous mode for selecting interesting events by utilizing the particle signatures left in the spectrometer. In order to profit from the upgrade of the Large Hadron Collider (LHC) planned around 2020 with much higher luminosity than the nominal value, the ATLAS experiment will replace its innermost muon detector station in the forward region, named Small Wheel, with a new subdetector system, named New Small Wheel (NSW). The main aim is to maintain its excellent muon momentum resolution offline and precision online trigger in the high background rate environment. The NSW is composed of two new detector technologies, namely, smallstrip Thin Gap Chamber (sTGC) and Micromesh Gaseous detector (Micromegas). The NSW trigger is a complex and highly configurable system, the NSW electronics chain consists of several custom-made application-specific integrated circuits (ASICs) and a number of front-end and back-end boards [2] , [3] . The slow-control and configuration of the custom-made ASICs on the front-end board are expected to be performed by the giga-bit transceiver-slow control adapter (GBT-SCA) [4] , a radiation-tolerant ASIC developed at CERN. Due to the application of several different configuration interfaces between the ASIC and the GBT-SCA chip, an evaluation board and a test system are developed to examine these interfaces and establish a configuration procedure in the context of the entire NSW electronic chain.
II. ARCHITECTURE OF THE NSW SLOW CONTROL SYSTEM The devices of the NSW that need to be configured include the VMM [5] - [8] , trigger data serializer (TDS) [9] , Read Out Controller (ROC) [10] , address real time (ART), and Giga-Bit Transceiver optical link (GBTx) [11] . The configuration of the front-end hardware is completed through the Slow Control Adapter ASIC for the GBT System (GBT-SCA), and the configuration data are generated by the back-end configuration system. The front-end configuration interface signal scheme is shown in Fig. 1 .
The front-end board (FEB) configuration signals are transmitted to the FEB from the control room through an L1 Data Driver Card (L1DDC), a mini-serial attached SCSI (SAS) connector for the external interface, and a radiation-hard low-power electrical link (E-link) for chip-tochip communication. The configuration functions that NSW needs to complete are as follows.
1) Each FEB for Micromegas and sTGC detector will be configured, and each board should be equipped with GBT-SCA ASIC; this means that for each FEB, a dedicated E-link configuration interface will be used; GBT-SCA has two E-link configuration interfaces, one for master and one for standby. The sTGC detector has a total of 1536 FEBs and Micromegas has a total of 4096 FEBs. 2) We need to configure each VMM and TDS on the board.
VMM configuration data are transmitted by the serial peripheral interface (SPI) bus; the GBT-SCA has eight SPI interfaces; and there are up to seven VMM chips on one FEB. TDS configuration data are transmitted by the I2C bus; the GBT-SCA has 16 I2C interfaces; and there are up to four TDS chips on one FEB, so placing a single GBT-SCA on one FEB can meet the configuration requirement of VMMs and TDSs.
0018-9499 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. 3) The GBT-SCA chips are also integrated with 32 channel analog-to-digital converters (ADCs) which are multiplexed to convert and read out analog voltages ranging between 0 and 1 V. These ADCs are useful for monitoring the analog baselines of the VMM chips on the FEB. They could also be used together with temperature sensing diodes for monitoring temperatures near the critical areas on the FEB where power supply chips are located.
III. DESIGN OF FEB CONFIGURATION TEST BOARD

A. Hardware Design
The schematic of the front-end ASIC configuration test board is shown in Fig. 2 . The board includes a Xilinx Kintex-7 field-programmable gate array (FPGA) and a network communication module, power and synchronous clock modules, and a GBT-SCA chip plus two NSW ASICs. There are breakout pins for the convenient evaluation of various GBT-SCA interfaces. Several mini-SAS ports also exist for connecting the GBT-SCA E-link ports to the on board Kintex-7 FPGA or to an external board with GBTx.
Signals from the sTGC detector are initially received by a VMM3, which is being developed to read out the signals of the pad, strip, and wire of the sTGC detector. Then, the data from VMM3 are processed by the Trigger-Data-Serializer (TDS2) before being transmitted to the Router, and the VMM3's data can be read into the FPGA. The GBT-SCA has the purpose of distributing the control and monitoring signals to VMM3 and TDS2.
The configuration test board uses Xilinx's Kintex-7 (XC7K70T-1FBG484I) [12] high performance and low power FPGA as the main control module of the whole system. The chip provides users with up to 300 IO pins, enough to meet the communication interface needs of our test board; it includes the VMM interface, TDS interface, network interface, and E-link interface. The FPGA also has high-speed GTX transceivers; two of them are used to connect with the external mini-SAS interface. The high-speed output signal of TDS can be connected to FPGA, so that the single board can verify the data transmission function of TDS.
The VMM is a 64-channel mixed signal front-end ASIC featuring amplifiers with a range of selectable gain and peaking time. The VMM chip is also designed with two multiplexed analog outputs named monitor output and peak detector output (PDO), respectively. The PDO output could be used for monitoring the baselines of VMM channels. Since the baseline will not be rapidly changing with time, the GBT-SCA ADC could be employed in this case to sample the baseline for diagnostic and calibration purposes. The configuration of VMM uses an SPI bus.
The TDS has a total of 128 inputs. One TDS can receive fast and direct output signals from two VMMs. TDS needs an external 40-MHz reference clock. The internal phaselocked loop (PLL) generates the 160-MHz clock for the main processing logic. The TDS chip has a radiation-tolerant transceiver operated at 4.8 Gb/s to transmit the aggregated and selected trigger data from VMM within every bunch crossing time of 25 ns. The configuration of TDS uses an I2C interface with a 7-bit addressing mode.
The GBT-SCA has two E-link ports connected to GBTx and actually uses only one E-link port, while the other is standby. Usually, GBT-SCA is connected to the GBTx's dedicated slow control E-link. The E-link port runs in a 40-MHz double data rate (DDR) mode, providing 80-Mb/s effective data rate. GBT-SCA has eight SPI communication interfaces, 16 I2C communication interfaces, and 32 general IO interfaces as the master device to control peripheral devices. It has two E-link ports to communicate with the external master device. Besides, the chip also has a JTAG interface, 32 ADCs, and 4 digitalto-analog converters.
B. Firmware Design
The FPGA on the FEB configuration test board is mainly responsible for network communication with the host computer, data communication with the GBT-SCA chip, data interface with VMM3, and high-speed data interface with TDS2. Fig. 3 shows the FPGA firmware block diagram of a configuration test board. The FPGA firmware includes a network transmission module (Ethernet Interface Control/Command Decode), a clock module (PLL), a data control module (Data control), a SCA packet data generation module (SCA packet generator), a communication control module (Comm Contrl), an E-port module, and a GBT-SCA interface.
The network transmission module is responsible for communicating with the host computer. The host computer generates GBT-SCA control instructions, including the generation of GBT-SCA configuration data, the register configuration, and control commands of GBT-SCA.
The clock module is used to generate the clock needed for the design logic. The external 200-MHz clock input is used to generate the 125-MHz network clock and the 40-MHz system clock by means of the FPGA PLL.
The data control module classifies different types of data and protocols and manages the data in different memory addresses, including GBT-SCA transceiver data, I2C, SPI, general-purpose input/output (GPIO), and GBT-SCA configuration data.
The SCA packet generator module packages the data in accordance with the HDLC protocol; the communication control module is used to select the GBT-SCA channel (E-port Master/E-port auxiliary); the GBT-SCA interface includes four types of interfaces: E-Link, I2C, SPI, and GPIO.
The communication between FPGA and GBT-SCA adopts an E-link communication protocol, then the configuration data are transferred to VMM3 by GBT-SCA through the SPI interface, and to TDS2 by GBT-SCA through the I2C interface. Four interfaces of GBT-SCA can be connected to the FPGA, so that the data in FPGA are passed on to GBT-SCA by E-Link, through the GBT-SCA interface output and can be directly returned to FPGA for loopback verification.
IV. CONFIGURATION TEST
The FEB configuration test board is mainly used to test the GBT-SCA, VMM3, and TDS2 chips on the board, as well as the interactivity with other hardware components, including communication interface relationships, such as GBT-SCA communication with VMM3, GBT-SCA communication with TDS2, and GBT-SCA communication with FPGA. The GBT-SCA is the core chip of the configuration test board and researching on controlling GBT-SCA is the key purpose of the FEB configuration test board.
The test connection schematic of the FEB configuration test board is shown in Fig. 4 , and the FPGA on the board is used as the main control device. The generation of communication data is controlled by host computer software, and the communication protocol of the control room is simulated. It is transmitted to the FPGA through the network, then the data on the FPGA are transmitted to GBT-SCA through the E-link port; the interface is mini-SAS and connected by a mini-SAS cable. The GBT-SCA communicates with VMM3 through the SPI interface and communicates with TDS2 through the I2C interface. The output data rate of TDS2 is 4.8 Gb/s, and the data for TDS2 are transmitted to FPGA for verification, and it is connected with FPGA through the mini-SAS interface. The FEB configuration test board we designed can be independent of other modules of the system, and the configuration function can be verified by a computer and a FEB configuration board.
A. VMM3 Configuration Test
VMM3's configuration is completed through the SPI interface. The SPI bus consists of four signals, ENA, SCK, SDI, and CS. When ENA and CS are low, VMM3 registers can be accessed through the SCK and SDI, which shifted with the falling edge of SCK. When CS is high, the configuration data are locked. The register that VMM3 needs to configure has 1728 bits, which are written to the internal registers 18 times with 96 bits each time. The configuration timing diagram of eight VMM3s is shown in Fig. 5 .
The configuration flowchart is shown in Fig. 6 . After software is initialized, the connection instruction is sent to the GBT-SCA and the E-link connection is established, reset GBT-SCA first, then write GBT-SCA control registers and enable GPIO and SPI channels; write the GPIO direction register, write the SPI control register and set the SPI mode; then write the GPIO output register (ENA is low) and write the SPI slave register (CS is low), so we can load the 96-bit configuration data and write them to SPI data registers; then write the SPI control register to send the 96-bit configuration data to VMM3. It is needed to be repeated 18 times to configure a VMM3. When the configuration is complete, the ENA and CS signals will be pulled up and the configuration will be finished.
B. TDS2 Configuration Test
The parameters of TDS2 are configured through the I2C interface, and the I2C interface of TDS2 works in the slave mode with 7-bit device addresses, of which 3 bits of the address are used as the address of the multiple TDS2 devices, and the lower 4 bits are used as the address access of the internal registers of the TDS2. There are 16 registers that need to be configured in TDS2, with a total of 1296 bits; each register varies from 2 to 16 bytes, depending on the configuration task, while the GBT-SCA I2C master can transmit at most 128-bits of data at a time, which is the configuration data for a TDS2 register. The configuration data for TDS2 are generated in the host computer and the host computer sends the configuration data to the FPGA on the configuration test board through the network, then the FPGA packages the data into the E-link data protocol in the HDLC format and send them to the GBT-SCA. The configuration flowchart is shown in Fig. 7 . After the software is initialized, the E-link connect instruction is sent to the GBT-SCA. After the connection is set up, the GBT-SCA is reset once, the GBT-SCA is initialized, and then the GBT-SCA control register is written to enable the I2C channel; then write the configuration data to the data register. After completing the configuration, we can read out the written data by reading I2C instructions to determine whether it is correct or not.
C. Vertical Slice Test
Vertical Slice is the integration test of NSW electronics. The main content of the test is the interconnection test of the whole system, determining the functions of interfaces, communications, and subsystems. The FEB configuration test board participates in Interconnection tests at CERN, the configuration of VMM3 and TDS2 can be completed by configuring data link with L1DDC and front-end link eXchange (FELIX) [13] , and communication with Pad Trigger Board and Router Board were carried out, as shown in Figs. 8 and 9 .
V. CONCLUSION
The FEB configuration test board realizes the operation and control of the SCA chip, including E-link, SPI, I2C, and GPIO communication, implements the configuration of VMM3 and TDS2, while verifying the TDS2 4.8 Gb/s highspeed data transfer function. The FEB configuration test board also conducted an electronic integration test at CERN; it completed communication with Pad trigger and Router board.
